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Abstract—The key challenge to improving performance in the
age of Dark Silicon is how to leverage transistors when they
cannot all be used at the same time. In modern system-on-
chip (SoC) devices, these transistors are often used to create
specialized accelerators which improve energy efficiency for some
applications by 10-1000X. While this might seem like the magic
bullet we need, for most CPU applications more energy is
dissipated in the memory system than in the processor: these
large gains in efficiency are only possible if the DRAM and
memory hierarchy are mostly idle. We refer to this desirable
state as Dark Memory, and it only occurs for applications with
an extreme form of locality.
To show our findings, we introduce Pareto curves in the
energy/op and mm2/(ops/s) metric space for compute units,
accelerators, and on-chip memory/interconnect. These Pareto
curves allow us to solve the power, performance, area constrained
optimization problem to determine which accelerators should be
used, and how to set their design parameters to optimize the
system. It also shows that memory accesses create a floor to the
achievable energy-per-op. Thus high performance requires Dark
Memory, which in turn requires co-design of the algorithm, for
parallelism and locality, along with the hardware.
Index Terms—Dark Silicon, Dark Memory, Energy Efficient,
High performance, Memory, Parallelism.
I. INTRODUCTION
Even though Dennard in 1974 showed how to scale CMOS
devices for constant power density as the feature size scaled
down by a factor α = (newSize/prevSize) [1], the power density
of CMOS processor chips grew exponentially from the mid 80s
to the late 90s. This power growth resulted both from scaling
clock frequency faster than 1/α and voltages slower than α [2].
By the mid 2000s this growing power meant that all computing
systems, even high-end servers, had become power limited.
Unfortunately, during this period, voltage scaling essentially
stopped. Now, when moving to a technology with feature
size scaled by α with respect to the previous generation, gate
energy scales by at best α (not α3 as before). So even when
we do not scale clock frequency at all and just try to build α–2
processors (to use all transistors available in the same area),
the power will increase by α–1 which will exceed the power
budget. This inability to use, or at least use concurrently, all
the gates you can create on a silicon die gave rise to the term
Dark Silicon [3].
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Today the key challenge in improving performance is how
to leverage transistors when they cannot all be used at the same
time. Michael Taylor, in his Four Horsemen of Dark Silicon
paper, characterized the work in this field into four different
approaches: shrink, dim, specialize, and technology magic [4].
The simplest approach is to simply not build transistors
that cannot be used continuously: only build the number of
gates that you can operate concurrently under a given power
constraint. Since this number is growing slowly, the resulting
die area will shrink with technology scaling. This is the shrink
horseman. While the power density of the silicon die does go
up as area shrinks, getting power out of the die is not the main
problem, e.g. heat pipes work well for this. The main problem
is getting the power out of the complete system, whose form
factor does not change when the die shrinks. The shrink
approach makes the computing device cheaper to manufacture,
but significantly limits the performance improvement.
Dim, tries to leverage all the possible gates/transistors by
making some or all of them dissipate less power than before.
This dimming generally reduces the performance per unit
area, so it must be done in a way that results in better
overall performance than simple die shrinking. Two common
dimming techniques are lowering the supply voltage to reduce
gate energy, and increasing the numbers of gates in a clock
cycle to decrease the clock energy and the number of gate
evaluations/sec.1 Dimming techniques have been widely used
to create today’s multi-core processors, and have grown quite
sophisticated. For example many processors dynamically adapt
their supply voltage so aggressively that they have to lower
their clock frequency when they detect small power supply
glitches [5]. We show in Section IV that these techniques
create Pareto curves in the energy efficiency and compute
density metric space. These curves together with the design
power, performance, and area constraints can be used to
determine the optimal amount of dimming.
The next horseman, specialization, uses the extra transistors
to create compute engines highly optimized to specific appli-
cations. This specialization can dramatically improve energy
efficiency which, in a power limited world, enables higher
performance. Since they run only specific applications, these
engines are idle, or dark, most of the time, a perfect fit to Dark
Silicon constraints. Specialized accelerators are widely used in
modern processor systems-on-chip (SoCs) and many of these
1Lowering the clock speed decreases the number of gate evaluations per
second, but of course also lowers the performance. The performance loss
is often less than the change in clock frequency since the shorter pipeline
generally has higher architectural efficiency and thus better energy efficiency.
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are orders of magnitude more energy efficient than a CPU or
GPU. This dramatic improvement in energy efficiency has led
many people think this approach is the key to designing a
Dark Silicon chip.
Yet when you look at power dissipation in a CPU chip,
around half is in the on-chip memory system [6]. Remember-
ing that most power limitations are really system and not chip-
level power limitations, this actually understates the memory
problem, since we should really include external DRAM
power as well. Thus the memory system contributes well over
50% of the total system power. So, given Amdahl’s Law,
changing the compute engine without improving the memory
can only have a modest (less than 2x) change in energy effi-
ciency. Section II explores this issue in more detail, explaining
why memory fetches are expensive, how their energy costs
grow with memory size, and how to compute the lower bound
on an application’s energy consumption from the locality of
the running application. The unavoidable conclusion is that
high performance requires the DRAM and most of the lower
levels of memory hierarchy (e.g. last level cache) to be dark
almost all of the time. We call this idle memory Dark Memory.
Given this insight, Section III describes the critical task for
Dark Silicon systems: optimizing algorithms to maximize their
exploitable locality.
Finally, the Deus Ex Machina horseman deals with Dark
Silicon by hoping for a dramatic change in the underlying
device technology. While it would be great if a new and better
technology/approach is found, we have at least two reasons
not to count on it. First, all new technologies take time to
reach the manufacturing scale needed to affect computing;
even if a new technology is created, it is a decade away from
affecting volume computing devices. Given that there is no
serious competitor today, computing will use CMOS for at
least another decade. Second, waiting for a new “magic” tech-
nology abdicates our role in helping to continuously improve
computing performance. So the rest of the paper focuses on
existing mainstream silicon computing, though we will also
look briefly at the effect of potential new technologies.
Section IV ties everything together by describing two simple
metrics, energy/op and mm2/(op/s) which enable us to bring all
these techniques into a single framework, and thus determine
what amount of shrink, dim, and specialization is best for a
given design, as well as quantifying the importance of keeping
the memory dark and finding optimal cache hierarchy sizes
for a given workload. One can use this framework to trade-off
memory and specialized processors, as well as comparing two
applications with different compute and locality patterns.
II. WHY DARK MEMORY IS ESSENTIAL
The lesson that one quickly learns doing chip design today
is that most of the energy is consumed not in computation
but in moving data to and from memory, as can be seen in
Table I.2 In ASIC style design, given e.g. the computational
graph shown in Figure 1, links between functional blocks
2Energy for memory and integer ops come from Verilog, placed and routed
using commercial tools. Energy for floating-point ops from Galal thesis [7]
which also used data from placed and routed designs.
Operation 16 bit (int) 64 bit (dp)
E/op vs. Add E/op vs. Add
Add 0.18 1.0x 5 1x
Multiply 0.62 3.4x 20 4x
16-word RF 0.12 0.7x 0.34 0.07x
64-word RF 0.23 1.3x 0.42 0.08x
4K-word SRAM 8 44x 26 5.2x
32K-word SRAM 11 61x 47 9.4x
DRAM 640 3556x 2560 512x
TABLE I
ENERGY PER OP, IN PJ, FOR VARIOUS OPS IN 45 NM. THE SECOND
COLUMN IN EACH GROUP SHOWS ENERGY MULTIPLE VS. A SINGLE ADD
OPERATION.
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Fig. 1. Example data flow graph showing why wire length grows as commu-
nication become more complex. When this algorithm executes sequentially,
the values on the wires that are still live in the execution trace are named
and stored in a memory so they can be accessed when needed. The size of
this live set sets the size of the required memory. When new dependences are
added from nodes 1 to 9 and nodes 2 to 7 (dashed lines), this adds two new
registers 1 and 2 to the required memory at each indicated cut.
are implemented as wires. As the communication complexity
grows, the hardware block gets bigger, making the wires
longer, increasing the communication energy. Computers avoid
this wire problem by serializing the computation, computing
a few operations each cycle. However, it now needs to store
the intermediate results, which used to flow in wires from one
logic unit to the next, so it can access them when needed. Thus,
the size of the memory needed is related to the complexity of
the communication in the algorithm, so the energy increases
with communication complexity.
A. Memory Energy
While the access energy of a memory depends on many fac-
tors, to first order it grows as the square root of its size, which
roughly corresponds to the length of the wires that need to
transport the address and data values across the memory array.
This was noted long ago by Amrutur and Horowitz [8], citing
even earlier work by Evans and Franzon [9]. The memory
energy also depends on the fetch width, but that dependence
is much weaker than you might expect. For example moving
from 16- to 64-bit fetches only changes the energy by 1.5x, so
wider fetches are generally more efficient in terms of energy
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per byte.3 This means that for a 16 bit machine, a fetch from
even a 4K-entry memory block costs over 10x the energy of
a multiply operation, as we saw in Table I.
To minimize memory energy costs and improve perfor-
mance, we create memory hierarchies, so that most of the
accesses can be satisfied by small local memories. Given that
a normal operation requires 3 data fetches—two operands and
one result—it is essential that the register file energy be as
small as possible. The register energy is significant: for 16 bit
arithmetic, the cost of these 3 fetches, 36pJ, exceeds the cost
of a simple add operation, 18pJ, even when using a small 16
entry register file.3
The situation is actually worse than this since the actual
cost of the operand fetch is higher than just the register file
energy. It also took energy to load the value into, and store the
result from, the register file. This additional energy is set by
the number of ops performed per register file load instruction,
and grows as the register file gets smaller. This additional
energy cost from needing to “load/store” values from/to a
lower (slower) level in the memory hierarchy exists until you
get to DRAM, and can be significant: since the energy of a
DRAM access is often two orders of magnitude larger than
a local memory access, the overall hit rate of the on-chip
memory system needs to be better than 99% for the DRAM
not to dominate the overall memory energy.
While this seems to argue that larger memory hierarchies
are better, both die cost and leakage constrain memory size.
The problem is that while idle SRAM may be dim, it is never
completely dark. Each memory cell has a small leakage current
such that SRAM dissipates static power, which can be a large
issue for a battery operated device. If the average activity of
the device is low, minimizing this leakage moves the opti-
mal point to smaller memory sizes, which increases DRAM
activity and results in a higher energy cost for each memory
access.4 Leakage energy and access energy both increase as the
memory gets larger, and this leads to a minimum memory cost,
which is set by the application’s locality. Section III shows
methods to improve the locality of the algorithm you use and
Section IV shows how to find an optimal memory hierarchy
for this improved algorithm.
Another way to view memory’s energy constraint is shown
in Figure 2, derived from the energy numbers of Table I.
Figure 2 plots the maximum number of operations/sec for a
watt of power, assuming that one of the operands needs to
be fetched from the memory indicated. Fetching one operand
essentially assumes that the operations perfectly cascade, so
the output of the operation is stored into the register file and
then read out as the other operand for the next operation. For
simple 16-bit operations, accesses to even a small memory are
3Internally most SRAMs fetch 64 to 256 bits on each access, so returning
a small number of bits increases the effective energy cost per bit. To address
this issue you could create a SIMD machine and fetch the 16-bit data for four
lanes from a single SRAM. While this is more efficient, it also makes the
memory 4x larger, since it now needs to hold four lanes’ worth of working
set, so the benefit is modest.
4Another option is to power down the on-chip memory during idle periods,
but this too increases overall memory energy since now the dirty cache data
needs to be written to DRAM on power-down, and additional DRAM fetches
are needed to bring the data back into the cache when it is powered back on.
0.1	  
1	  
10	  
100	  
1000	  
10000	  
Mult	   64-­‐word	  RF	   4K-­‐word	  
SRAM	  
32K-­‐word	  
SRAM	  
DRAM	  
GO
ps
/W
a<
	  
ALU-­‐16b	  
DP-­‐FPU	  
Fig. 2. Effective number of ops/s/W (ops/J) if one operand for that operation
is fetched from the indicated memory, and the others come from the register
file. For 16bit ops even a small 4Kword memory throttles the performance/W.
very costly (10x GOPS/W when going from Mult to 4K SRAM
in the table), while for more expensive 64-bit operations, first
level cache accesses only triple the energy cost (from about
45 GOPS/W Mult to 15 GOPS/W 4K SRAM). For 64-bit FP,
it is the last level cache and DRAM accesses that have a
dramatic effect. It is important to remember that this limitation
is independent of the degree of parallelism of the application
or the hardware. For memory, parallelism does not change the
energy/access, and thus does not change the peak bandwidth
in a power limited system.
B. Emerging Memory Technologies
Recently there has been an increasing interest in new
memory technologies fueled by the possibility that more rad-
ical developments in memory or interconnect technology will
emerge. Examples of these technological changes include in-
creasing on-die memory using existing or emerging technolo-
gies such as eDRAM [10], STT-MRAM [11], RRAM [12],
PCM [13] or 3D Xpoint [14], to using RRAM, PCM or Xpoint
to replace DRAM or adding an additional level after DRAM
in the memory hierarchy. Most of these technologies are non-
volatile so have a low leakage state, and can be stacked to yield
very high densities. These new technologies are proposed for
creating large memories, and these large memories will need
long wires to distribute the address and data. Thus, while the
length of these wires might be shorter than in DRAM, they will
still be long enough to require significant energy compared to
computation, and must be used infrequently. Hence, the need
for dark memory is an inherent issue in the design of the
system for any reasonable memory solution in the foreseeable
future.
Given the criticality of keeping the memory hierarchy—
especially the DRAM—dark, the first part of accelerator
design is not about the hardware: it is to find a way to
execute the application using an algorithm that minimizes
DRAM accesses and has high chip-level locality, especially
when parallelized, as described in the next section.
III. ALGORITHMIC OPTIMIZATION
Given the high cost of memory accesses, algorithm opti-
mization primarily focuses on minimizing DRAM and low-
level cache accesses, and secondarily creating parallelism
that can be exploited on chip. The simplest optimizations
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involve blocking, which splits and reorders loops to increase
locality. In this context, it is possible to unroll a loop in
hardware, creating parallelism for the hardware to exploit.
Often these methods are not enough, however, and a new
lower-communication approach to the problem is needed. That
approach can have a higher computation cost, but if the energy
is communication dominated, it is still more energy efficient.
A. Exploiting Locality and Blocking
We will use GEneral Matrix Multiplication (GEMM) A ×
B = C as an example to see how blocking can reduce DRAM
accesses and consequently save energy.5 At first GEMM looks
like it should be computation dominated, since for n by n
matrices it accesses 3n2 memory locations (read two and write
one matrix) and performs 2n3 operations. The problem arises
with the required working set of a naive implementation, since
to create one row of the output requires reading the entire B
matrix, which can be very large. As a result this matrix must
be reread n times, leading to n3 memory operations and low
FLOPS per DRAM access as depicted in Figure 3 (as “naive
dense linear algebra”).
However by reordering the computation, we can greatly
increase the locality. If we view each matrix as composed
of a number of smaller b× b matrices, each entire sub-matrix
can be stored in a b × b block of memory on-chip. Now if
we iterate over these sub-matrices we need to refetch the B
matrix only n/b times, reducing the DRAM accesses down
to 2n3/b+ 2n2 accesses [15]. This technique can be applied
recursively, blocking each sub-matrix into a higher level of
the memory hierarchy, with the highest level blocked into the
register file. Adding this on-chip memory increases the area
and power dissipated by the chip, but causes the system power
to greatly decrease by keeping the DRAM dark. As Figure 3
demonstrates, blocking can improve many computations, in-
cluding algorithms for dense linear algebra [15], [16], [17],
convolutional neural networks [18], the four-step FFT [19],
[20], [21] and many others.
B. Sequential to Parallel
Locality is also critical when mapping an application to
parallel hardware, since it is best if the parallel executions
use mostly local data. Both data and task parallelism can
be exploited in hardware design, which often requires small
algorithmic changes to remove minor dependencies in the
sequential code. Data parallelism is often exploited by taking
one of the blocked loops and unrolling it so each loop iteration
is done by a different piece of hardware, while task parallelism
is exploited by building a hardware block for each task, and
using wires to handle the producer/consumer communication.
Parallel execution generally decreases the energy required
for memory that is strictly local to the unit, since in this case
the original memory is partitioned into many smaller memories
with one memory embedded into each parallel unit. The energy
required for memory storing shared data generally goes up,
5As part of the BLAS scientific computing library, GEMM is essential to
innumerable applications, including data parallel applications.
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gorithms. Dashed algorithms increase algorithm complexity for efficient
implementation.
since now this data must be communicated to all the cores,
which are large in size due to their private memory. We will
again use GEMM to demonstrate this issue. To create a parallel
GEMM execution, we distribute the rows of A to different
cores and broadcast the columns of B to all the cores so each
core produces unique rows of C. Since the A and C matrix
are partitioned among the cores, the working set in each core
is smaller, since it only needs to hold a fraction of the total
matrix. The memory required for the B matrix remains the
same size, but now its output needs to be broadcast to all the
cores [22]. The energy required to distribute this information
is proportional to the square root of the area that all the cores
occupy, which is related to the total memory used in all the
cores (plus the overhead of the hardware), and is often larger
than the energy needed to fetch B from its memory. This
overhead makes it critical for parallel algorithms to limit the
total communication between parallel units, or restrict them to
physically adjacent units.
C. Changing the nature of the algorithm
While it may be possible to get the required locality
and parallelism through blocking, sometimes a very different
approach is needed to reach the desired performance. Here
the application developer needs to take broader look at the
problem, to see if there are problem symmetries or simplifi-
cations that can be exploited, different approaches to try, or
constraints that can be relaxed. For example, in linear algebra,
different variants of algorithms show different behaviors in
various levels of the memory hierarchy so the specific choice
of variant affects locality and performance [23], [24]. Another
example is the FFT, which exploits symmetries in the DFT
to dramatically reduce the complexity of computing a Fourier
transform [25].
A classical example depicted in Figure 3 is the solution
of sparse systems. The most straightforward method is to use
expensive O(N3) dense direct methods that do not take advan-
tage of sparsity in the data structure. Sparse direct solvers use
techniques like reordering the data, graph coloring [26], and
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constructing dependence trees to preserve non-zero patterns
in the matrix and so avoid performing computations with
zeros, all while improving parallelism [27]. This drops the
computations6 down to at most O(N2) in spite of various
overheads for extra complexity. In contrast, iterative solvers
reduce computations by performing a sequence of improving
approximate solutions that are much cheaper in complex-
ity (e.g. O(N2)) and (for well-conditioned matrices) converge
after a few iterations [28]. However, each iteration consists of
low-performance memory-bound kernels like (sparse) matrix-
vector multiplication. Communication-avoiding algorithms can
replace these memory-bound kernels with GEMM like kernels
to improve the locality and performance at the cost of slightly
slower convergence rate and more computations [29], [30].
Other approaches relax some constraints in the original
problem. For example, iterative refinement techniques use
high precision arithmetic for lower order residual computation
and then use lower precision arithmetic for high order less-
sensitive linear solve kernels [31]. This method can speed
the computation by up to two orders of magnitude and
can be generalized for solving linear least square problems,
eigenvalue/singular value computations, and sparse solutions
like conjugate gradient [32]. Or parallel applications can allow
cores that update shared state to be stochastic with respect to
other processors. Both of these methods sacrifice convergence
rate to decrease communication for each computation round.
This reduction of constraints is widely used in applications
that use randomized algorithms, which are becoming popular
especially in domains like machine learning and Principal
Components Analysis (PCA) where approximate but fast
results are desired. Such methods select a random subset
of the initial input data and reduce substantial parts of the
computation while still managing to converge on a desired
result [33], [34], [35].
IV. METRICS FOR ENERGY CONSTRAINED COMPUTING
To formalize the trade-offs discussed in the previous sec-
tions we will assume that we are building a system on chip
(SoC) with specialized hardware designed to solve a data
parallel problem, and that we have constraints on, or want to
optimize combinations of performance, power and chip area.7
To solve this optimization problem we can place every possible
design combination in a 3-D space, where the x-axis is chip
area, the y-axis is power, and the z-axis is performance. In this
space it is easy to remove designs that can never be optimal:
designs with the same area and power as another design but
lower performance, designs with the same performance and
area but higher energy, or designs with the same performance
and energy by larger area. Removing these suboptimal designs
will leave a 2-D surface of designs that might be optimal.
Fortunately we can simplify this space further by recogniz-
ing that we are solving a data parallel problem. In this type
of problem we assume you can double the throughput (the
6For matrices whose graphs can be embedded in at most three dimensions.
7Talk of free transistors aside, die area is still important to consider. It
strongly affects cost when you sell parts in large (106) volumes, and low
volume parts still have area constraints they can’t exceed.
Fig. 4. Mapping of a large design space of fused FMADD designs. Each
dot represents a different variation on the base design; for example, all the
diamond shapes represent various unpipelined versions, squares have a pipe
depth of 2 and so on up to a 20-deep pipeline. Most of the designs are strictly
worse in the sense that they either take more area or more energy than one
of the other designs. The left-hand edge is the edge of the feasible space, and
these designs are optimal for some design constraints [36].
performance) by doubling the hardware (the power and area).
What this means is that each design is not a point in the 3-D
performance space, but a line. To convert a design back to a
point, we divide the area and power axes by the performance
of the design (since both of these parameters are propor-
tional to performance) and end up with a 2-D metric space:
power/performance, or energy/op; versus area/performance, or
mm2/op/s.
A. Joules/op and mm2/(ops/s) Metrics
Like in the 3-D case, it is easy to find non-optimal designs.
Any design that has a higher energy/op with the same compute
density as another design can never be the best design. Simi-
larly if two designs have the same energy/op, the one with a
higher mm2/(ops/s) cost cannot be optimal. Figure 4 shows the
result of evaluating the design space for an FP fused mult-add
unit, and exploring different microarchitecture, pipeline depth,
gate sizing, cell libraries, and Vdd settings. From an energy
efficient design perspective, we can completely characterize
this design space, which includes the effect of dimming, by
the shape of its Pareto curve (the left hand edge of the feasible
space), which is shown in Figure 5a.
These two metrics nicely capture many of the trade-offs
we have discussed previously. As we dim the silicon, we
create designs with lower energy/op, but they will also operate
slower, which moves along the Pareto curve. Similarly adding
a level in the memory hierarchy may decrease the energy of
an access, but will also increase the area required, contributing
another design point to the Pareto curve.
To show why Figure 5a is so powerful, Figure 5b plots
the power and area of an accelerator, and shows some pos-
sible design constraints. Notice that the lines of constant
performance shown in this plot are simply the Figure 5a
curve scaled by different throughput numbers. So finding the
maximum performance point for P <Pmax and A<Amax is
the same as finding the point
(
εA, εP
)
in Figure 5a where
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(a)
(b)
Fig. 5. (a) Determining the optimal design point from a throughput-energy
trade-off curve and constraints. (b) Contour map of achievable throughputs
versus area and power. Constraints of Amax = 2 cm2, Pmax = 60 W, and Dmax
= 50 W/cm2 are indicated [7].
(energy/op) / (mm2/(ops/s)) = Pmax/Amax, and the resulting
performance is Amax / εA. Other optimization objectives can
be mapped to a curve in this space, allowing them to be solved
as well, including optimizing for total cost of ownership.
For more details see Galal’s work on energy-efficient FPU
design [36].
If the algorithm is fixed, one can use any definition of an
op in these metrics, since this optimization does not change
the number of ops. However, if we need to compare designs
across different algorithmic approaches, it is essential to define
op to be something that is invariant across the different
implementations. For example using FLOPs to compare sparse
and dense algorithms would be a bad idea, since a dense
implementation would have much lower energy/FLOP and
area/FLOP/s, but would require many more FLOPs than a
sparse solver, and would look worse on the curve. Similarly,
when trading-off among different possible implementations, it
is important that they all use the same op definition.
B. Accelerator Optimization
Another advantage of using Pareto curves rather than a
specific design point is that the curve provides you information
about marginal cost in area or energy if you need to change
the design. While these marginal costs assume you can add
fractional compute units to get fractional performance, which
is clearly wrong, they do provide the insight needed to create
efficient solutions. To demonstrate how they can be used for
accelerator evaluation, assume our application is running on
a scalable machine and we want to minimize this machine’s
power by adding some specialized accelerators while staying
within the chip’s current area and performance budget. Since
we are assuming the base machine and accelerator area scale
with performance, moving computation from the base machine
to the accelerator will provide area that the accelerator can use.
The accelerator will improve the energy of the machine if it
has a lower energy/op when operating at the same mm2/(op/s)
as the base machine. Since the compute density is the same,
this new solution should require the same area as before.
The previous step verified that the accelerator can reduce
energy/op versus the original system, but the resulting design
is not necessarily optimal: to ease the comparison we chose
points that had the same compute density, and left the base
design alone. We need to change both to get the optimal power.
Fortunately, like most constrained optimization problems, the
optimal area allocation can be found by balancing marginal
costs: at the optimal point, the change in energy/op per change
in mm2/(op/s) in the two compute units must be the same.
Moving an increment of work lowers the energy of the unit
losing the work by its marginal cost, while the unit gaining
the work increases its energy by its marginal cost. If these are
not the same, moving work from the unit with higher marginal
cost to the one with lower marginal cost will save energy (or if
the work cannot move because the accelerator is specialized,
simply move silicon area in the other direction).
C. Non-Scalable Objects
While this method clearly shows how Pareto information
lets us optimally allocate area between two compute engines,
its assumption of finely partitioned engines is rarely the case.
In most designs, the area of a block cannot be smoothly
changed. Processors/accelerators can be scaled by duplication,
but since each unit contains compute/control/memory they
are generally of significant size. The result is one cannot
really incrementally move area from one unit to the other.
Instead you can only make much coarser-grain moves. This
quantization makes finding the exact answer harder, since
now we need to solve a mixed integer program; but the
basic intuition remains the same: If the marginal cost of an
accelerator A1 is lower than a second unit A2, test to see if you
can reduce the size of A1 enough to give A2 enough area so it
can move to a more energy efficient design. This might involve
lowering the performance of each existing A2 compute unit,
and then adding a new one to maintain aggregate throughput.
If enough area cannot be created, the best alternative is to try
to use the area in A1 to reduce its energy cost.
Dealing with the memory system adds a new challenge.
While the register files and first level caches are duplicated
with the compute units, the levels in the memory hierarchy
closer to DRAM (last level cache, and sometimes even the
L2) are shared and so their area is not proportional to the
computing throughput. Fortunately, like a compute unit, one
can create a Pareto curve for a memory system. The y-axis
remains energy/op, but now it represents the average memory
energy used for each processor op. Since area does not scale
with performance the x-axis is just area. Like compute units,
the different memory configurations will collectively generate
a single Pareto curve, where larger area reduces the average
memory cost, by filtering out more of the DRAM accesses.
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This memory Pareto curve has exactly the form we need to
find the optimal allocation between memory and computation.
We just scale the compute curve by the desired aggregate
performance so its Pareto curves also indicate the trade-off
between area and energy/op, and the energy optimal design
will balance the marginal cost between the two units.
Figure 6 shows how this is done for a GEMM accelerator.
Using the known access pattern of the algorithm, the required
memory energy per fused multiply/add is found for all possible
memory configurations. We explore 1-5 levels of on-chip
memory hierarchy in addition to the DRAM, and try many
different potential memory sizes for each level. Most of these
configurations are not optimal, but a few form the Pareto curve
(in turquoise). This curve shows how the memory energy
changes from 1 nJ/FMADD to around 20 pJ/FMADD as the
area changes from 0 to 100mm2. Also shown in Figure 6(a)
is the Pareto curve of an FMADD running at 256 GFLOPS.
To generate the power and area curve for the entire system,
we add the energy and area cost of the FMADD design
at each point in the memory Pareto curve. This results in
the many curves shown in Figure 6(b). Overlayed on these
curves is the overall Pareto curve, which is shown in black
which uses the FMADD design which matches the marginal
cost of the memory system. Not surprisingly, the small area
solutions chose high compute density FMADD solutions, since
the memory system dominates the energy, while large memory
area solutions use low energy, and area inefficient FMADD.
The result is that even though the total power ranges by nearly
10x, in most of these designs the compute energy and memory
energy are roughly 50/50.
V. CONCLUSION
The large energy cost of memory fetches limits the overall
efficiency of applications no matter how efficient the ac-
celerators are on the chip. As a result the most important
optimization must be done at the algorithm level, to reduce off-
chip memory accesses, to create Dark Memory. The algorithms
must first be (re)written for both locality and parallelism before
you tailor the hardware to accelerate them.
Using Pareto curves in the energy/op and mm2/(op/s) space
allows one to quickly evaluate different accelerators, memory
systems, and even algorithms to understand the trade-offs
between performance, power and die area. This analysis is
a powerful way to optimize chips in the Dark Silicon era.
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